image.
source

Full Adder Verilog Code In Data Flow Modeling Images...