Logical Operators In Verilog

Responsive image