image.
source

Conditional Operator In System Verilog Code Images...